Memory Virtualization



Use of a page table doubles memory references



Address format for Multilevel Paging

outer page inner page page offset (12 bits)

How should logical address be structured?

• How many bits for each paging level?

Goal?

- Each page table fits within a page
- PTE size * number PTE = page size
 - Assume PTE size = 4 bytes
 - Page size = 2^12 bytes = 4KB
 - number PTE per page = (2^12 bytes per page) / (4 bytes per PTE)
 - \rightarrow number PTE = 2^10
- \rightarrow # bits for selecting inner page = 10

Remaining bits for outer page:

• 30 - 10 - 12 = 8 bits

Problem with 2 levels?

Problem: page directory (outer level) may not fit in a page!

 Solution:
 outer page? (N bits)
 inner page (10 bits)
 page offset (12 bits)

 • Split page directories into pieces

• Use another page dir to refer to the pieces of the page directory



How large is virtual address space with 4 KB pages, 4 byte PTEs, each page table fits in page, given 1, 2, 3 levels? 4KB / 4 bytes → 1K entries per level 1 level: 1K * 4K = **2^22** = 4 MB 2 levels: 1K * 1K * 4K = **2^32** ≈ 4 GB 3 levels: 1K * 1K * 1K * 4K = **2^42** ≈ 4 TB

Review: Paging pros and cons

Advantages

- No external fragmentation
 - don't need to find contiguous RAM
- All free pages are equivalent
 - Easy to manage, allocate, and free pages

Disadvantages

- Page tables can get big
 - Must have one entry for every page of address space
- Accessing page tables is too slow [address this shortly]
 - Doubles the number of memory references per instruction

Translation Steps

H/W: for each mem reference:

from VA (virt addr)
e table entry)
ım)
emory into register

Which steps are expensive?

Which expensive step(s) can we (not) avoid?

3) Let's try to avoid having to read PTE from memory!

Translation Lookaside Buffers

How can page translations be made faster? What is the basic idea of a TLB (Translation Lookaside Buffer)? What types of workloads perform well with TLBs? How do TLBs interact with context-switches?

Example: Array Iterator

	What virtual addresses?	What physical addresses?
<pre>int sum = 0;</pre>	load 0x3000	load 0x100C
for (i=0; i <n; i++)="" td="" {<=""><td></td><td>load 0x7000</td></n;>		load 0x7000
<pre>sum += a[i];</pre>	load 0x3004	load 0x100C
}		load 0x7004
Assume 'a' starts at 0x3000	load 0x3008	load 0x100C
Ignore instruction fetches		load 0x7008
	IOAD UX3UUC	load 0x100C
		load 0x700C

Observation:

Repeatedly access same PTE because program repeatedly accesses same virtual page

Strategy: Cache Page Translations

We couldn't store entire page table in MMU, but we can store a fast cache



TLB: Translation Lookaside Buffer

- 1 VPN = (VirtualAddress & VPN_MASK) >> SHIFT
- 2 (Success, TlbEntry) = TLB_Lookup(VPN)

```
1 VPN = (VirtualAddress & VPN_MASK) >> SHIFT
2 (Success, TlbEntry) = TLB_Lookup(VPN)
3 if (Success == True) // TLB Hit
4 if (CanAccess(TlbEntry.ProtectBits) == True)
5 Offset = VirtualAddress & OFFSET_MASK
6 PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
7 Register = AccessMemory(PhysAddr)
```

```
VPN = (VirtualAddress & VPN_MASK) >> SHIFT
1
  (Success, TlbEntry) = TLB_Lookup(VPN)
2
  if (Success == True) // TLB Hit
3
       if (CanAccess(TlbEntry.ProtectBits) == True)
4
           Offset = VirtualAddress & OFFSET MASK
5
           PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
6
           Register = AccessMemory(PhysAddr)
7
      else
8
           RaiseException (PROTECTION_FAULT)
9
                         // TLB Miss
  else
10
```

```
VPN = (VirtualAddress & VPN_MASK) >> SHIFT
1
  (Success, TlbEntry) = TLB_Lookup(VPN)
2
   if (Success == True) // TLB Hit
3
       if (CanAccess(TlbEntry.ProtectBits) == True)
4
           Offset = VirtualAddress & OFFSET_MASK
5
           PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
6
           Register = AccessMemory(PhysAddr)
7
       else
8
           RaiseException (PROTECTION_FAULT)
9
                          // TLB Miss
   else
10
       PTEAddr = PTBR + (VPN * sizeof(PTE)) // assume simple linear page table
11
       PTE = AccessMemory (PTEAddr)
12
```

```
VPN = (VirtualAddress & VPN_MASK) >> SHIFT
1
  (Success, TlbEntry) = TLB_Lookup(VPN)
2
   if (Success == True) // TLB Hit
3
       if (CanAccess(TlbEntry.ProtectBits) == True)
4
           Offset = VirtualAddress & OFFSET_MASK
5
           PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
6
           Register = AccessMemory(PhysAddr)
7
       else
8
           RaiseException (PROTECTION_FAULT)
9
                          // TLB Miss
   else
10
       PTEAddr = PTBR + (VPN * sizeof(PTE)) // assume simple linear page table
11
       PTE = AccessMemory (PTEAddr)
12
       if (PTE.Valid == False)
13
           RaiseException (SEGMENTATION_FAULT)
14
       else if (CanAccess(PTE.ProtectBits) == False)
15
           RaiseException (PROTECTION FAULT)
16
```

```
VPN = (VirtualAddress & VPN_MASK) >> SHIFT
1
  (Success, TlbEntry) = TLB_Lookup(VPN)
2
   if (Success == True) // TLB Hit
3
       if (CanAccess(TlbEntry.ProtectBits) == True)
4
           Offset = VirtualAddress & OFFSET_MASK
5
           PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
6
           Register = AccessMemory(PhysAddr)
7
       else
8
           RaiseException (PROTECTION_FAULT)
9
                          // TLB Miss
   else
10
       PTEAddr = PTBR + (VPN * sizeof(PTE)) // assume simple linear page table
11
       PTE = AccessMemory (PTEAddr)
12
       if (PTE.Valid == False)
13
           RaiseException (SEGMENTATION_FAULT)
14
       else if (CanAccess(PTE.ProtectBits) == False)
15
           RaiseException (PROTECTION FAULT)
16
       else
17
            TLB_Insert(VPN, PTE.PFN, PTE.ProtectBits)
18
           RetryInstruction()
19
```

TLB Organization

TLB Entry

Tag (virtual page number) Physical page number (page table entry)



TLB Organization

TLB Entry

Tag (virtual page number) Physical page number (page table entry)



TLB Associativity Trade-offs

Higher associativity

- + Better utilization, fewer collisions
- Slower
- More hardware
- Lower associativity
 - + Fast
 - + Simple, less hardware
 - Greater chance of collisions

TLBs are usually fully associative

Array Iterator (with TLB)

```
int sum = 0;
for (i = 0; i < 2048; i++){
    sum += a[i];
}
```

Assume following virtual address stream: load 0x1000

load 0x1004

What will TLB behavior look like?

load 0x1008

load 0x100C

. . .

TLB Accesses: Sequential Example

3





Performance Of TLB?

```
int sum = 0;
for (i=0; i<2048; i++) {
      sum += a[i];
}
```

Calculate miss rate of TLB for data: # TLB misses / # TLB lookups

```
Miss rate?
       2/2048 = 0.1\%
```

```
Hit rate? (1 – miss rate)
       99.9%
```

Would hit rate get better or worse with smaller pages? = number of accesses to a = 2048Worse

```
# TLB misses?
```

TLB lookups?

- = number of unique pages accessed
- = 2048 / (elements of 'a' per 4K page)
- = 2K / (4K / sizeof(int)) = 2K / 1K = 2

TLB

How can system improve TLB performance (hit rate) given fixed number of TLB entries?

Increase page size

Fewer unique page translations needed to access same amount of memory

TLB "reach" in terms of physical memory size: Number of TLB entries * Page Size

"Huge pages" used in many real systems.

TLB Performance with Workloads

Sequential array accesses almost always hit in TLB

• Very fast!

What access pattern will be slow?

• Highly random, with no repeat accesses

Workload Access Patterns

Workload A

```
int sum = 0;
for (i=0; i<2048; i++) {
    sum += a[i];
}
```

```
Workload B
int sum = 0;
srand(1234);
for (i=0; i<1000; i++) {
   sum += a[rand() % N];
}
srand(1234);
for (i=0; i<1000; i++) {
   sum += a[rand() % N];
}</pre>
```

Workload Access Patterns





Workload Access Patterns

Workload B

```
int sum = 0;
srand(1234);
for (i=0; i<1000; i++) {
   sum += a[rand() % N];
}
srand(1234);
for (i=0; i<1000; i++) {
   sum += a[rand() % N];
}
```

Temporal Locality

Repeated Accesses (even if random locations)



Workload Locality

Spatial Locality: future access will be to nearby addresses Temporal Locality: future access will be repeats to the same data What TLB characteristics are best for each type?

Spatial:

- Access same page repeatedly; need same VPN \rightarrow PFN translation
- Same TLB entry re-used

Temporal:

- Access same address near in future
- Same TLB entry re-used in near future
- How near in future? How many TLB entries are there?

Differentiating processes

- So far, we assumed VPNs are unique. They are not (across multiple processes)!
- Option 1: Flush TLBs upon every context switch (valid = 0)
 Problem: poor performance after each context switch
- Option 2: Attach "address space identifier" to TLB entry

VPN	PFN	valid	prot	VPN	PFN	valid	prot	ASID
10	100	1	rwx	10	100	1	rwx	1
		0				0		
10	170	1	rwx	10	170	1	rwx	2
		0				0		

A full system with TLBs

On TLB miss: lookups with more paging levels more expensive

How much does a miss cost?

Assume 3-level page table, 256-byte pages, 16-bit addresses	ASID	VPN	PFN	Valid
Assume ASID of current process is 211		0xbb	0x91	1
(a) 0xAA10; movI 0x1111. %edi	211	Oxff	0x23	1
(b) $0xBB13$: addl $0x3$ % add	122	0x05	0x91	1
(c) 0x0519: movl %edi, 0xFF10	211	0x05	0x12	0
0xaa: (TLB miss -> 3 for addr trans) + 1 instr fetch		Total:	8	
0x11: (TLB miss -> 3 for addr trans) + 1 movl		rotan	0	
0xbb: (TLB hit -> 0 for addr trans) + 1 instr fetch from 0x9113		Total:	1	
0x05: (TLB miss -> 3 for addr trans) + 1 instr fetch		Total:	5	
0xff: (TLB hit -> 0 for addr trans) + 1 movl into 0x2310				

Summary: Better page tables

Problem:

Simple linear page tables require too much contiguous memory

Many options for efficiently organizing page tables

- If OS traps on TLB miss, OS can use any data structure
 - e.g., inverted page tables

If Hardware handles TLB miss, page tables must follow specific data structure that hardware knows how to "walk"

- Multi-level page tables used in x86 architecture
- Each page table must fit within a page

Next Topic: What if desired address spaces do not fit in physical memory?

Questions answered:

How to run process when not enough physical memory? When should a page be moved from disk to memory? What page in memory should be replaced? How can the LRU page be approximated efficiently?

Motivation

OS goal: Support processes when not enough physical memory

- Single process with very large address space
- Multiple processes with combined address spaces

User code should be independent of amount of physical memory

• Correctness, if not performance

Virtual memory: OS provides illusion of more physical memory

How could we make such an illusion work?

• We rely on key properties of user processes (workload) and machine architecture (hardware)







what's in code?



many large libraries, some of which are rarely/never used

How to avoid wasting physical pages to back rarely used virtual pages?



Disk



Disk



Disk

Virtual Memory LibA LibB LibA LibB copy (or move) rog Jata LibC Prog to main memory heap data Program stack Process 1 LibC Prog LibB

Disk

Phys Memory

Virtual Memory LibA LibB LibA LibB Frog Called "paging" in Jata LibC Prog heap data Program stack Process 1 LibC Prog LibB

Disk

Phys Memory

Locality of Reference

Effectively: Using main memory as a cache of process virtual memory contents located on disk

Leverage locality of reference within processes

- Spatial: reference memory addresses near previously referenced addresses
- Temporal: reference memory addresses that have referenced in the past
- Processes spend majority of time in small portion of code
 - For example: 90% of time in 10% of code

Implication:

- Process only uses small amount of address space at any moment
- Only small amount of address space must be resident in physical memory

Memory Hierarchy

Leverage memory hierarchy of machine architecture Each layer acts as "backing store" for layer above



Virtual Memory Intuition

Idea: OS keeps unreferenced pages on disk

• Slower, cheaper backing store than memory

Process can run when not all pages are loaded into main memory

OS and hardware cooperate to provide illusion of large disk as fast as main memory

- Same behavior as if all of address space in main memory
- Hopefully have similar performance

Requirements:

- OS must have mechanism to identify location of each page in address space either in memory or on disk
- OS must have **policy** for determining which pages live in memory and which on disk

Virtual Address Space Mechanisms

Each page in virtual address space maps to one of three locations:

- Physical main memory: Small, fast, expensive
- Disk (backing store): Large, slow, cheap
- Nothing (error): Free

Extend page tables with an extra bit: present

- permissions (r/w), valid, present
- Page in memory: present bit set in PTE
- Page on disk: present bit cleared
- PTE with cleared present bit points to block on disk
 - Causes trap into OS when page is referenced
 - Trap: page fault

Present Bit



What if access vpn 0xb?

Virtual Memory Mechanisms

Hardware and OS cooperate to translate addresses First, hardware checks TLB for virtual address

 if TLB hit, address translation is done; page in physical memory

If TLB miss...

- Hardware or OS walk page tables
- If PTE designates page is present, then page in physical memory

Hardware memory access: Control flow

```
VPN = (VirtualAddress & VPN_MASK) >> SHIFT
1
    (Success, TlbEntry) = TLB_Lookup(VPN)
2
    if (Success == True) // TLB Hit
3
        if (CanAccess(TlbEntry.ProtectBits) == True)
4
            Offset = VirtualAddress & OFFSET_MASK
5
            PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
6
            Register = AccessMemory (PhysAddr)
7
        else
8
            RaiseException (PROTECTION_FAULT)
9
                           // TLB Miss
10
    else
        PTEAddr = PTBR + (VPN * sizeof(PTE))
11
        PTE = AccessMemory (PTEAddr)
12
        if (PTE.Valid == False)
13
            RaiseException (SEGMENTATION FAULT)
14
        else
15
            if (CanAccess(PTE.ProtectBits) == False)
16
                RaiseException (PROTECTION FAULT)
17
```

Hardware memory access: Control flow

```
VPN = (VirtualAddress & VPN_MASK) >> SHIFT
1
    (Success, TlbEntry) = TLB_Lookup(VPN)
2
    if (Success == True) // TLB Hit
3
        if (CanAccess(TlbEntry.ProtectBits) == True)
4
            Offset = VirtualAddress & OFFSET_MASK
5
            PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
6
            Register = AccessMemory (PhysAddr)
7
        else
8
            RaiseException (PROTECTION_FAULT)
9
                           // TLB Miss
    else
10
        PTEAddr = PTBR + (VPN * sizeof(PTE))
11
        PTE = AccessMemory (PTEAddr)
12
        if (PTE.Valid == False)
13
            RaiseException (SEGMENTATION FAULT)
14
        else
15
            if (CanAccess(PTE.ProtectBits) == False)
16
                RaiseException (PROTECTION FAULT)
17
            else if (PTE.Present == True)
18
                 // assuming hardware-managed TLB
19
                TLB Insert (VPN, PTE.PFN, PTE.ProtectBits)
20
                RetryInstruction()
21
```

Hardware memory access: Control flow

```
VPN = (VirtualAddress & VPN_MASK) >> SHIFT
1
    (Success, TlbEntry) = TLB_Lookup(VPN)
2
    if (Success == True) // TLB Hit
3
        if (CanAccess(TlbEntry.ProtectBits) == True)
4
            Offset = VirtualAddress & OFFSET_MASK
5
            PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
6
            Register = AccessMemory (PhysAddr)
7
        else
8
            RaiseException (PROTECTION_FAULT)
9
                           // TLB Miss
10
    else
        PTEAddr = PTBR + (VPN * sizeof(PTE))
11
        PTE = AccessMemory (PTEAddr)
12
        if (PTE.Valid == False)
13
            RaiseException (SEGMENTATION FAULT)
14
        else
15
            if (CanAccess (PTE.ProtectBits) == False)
16
                RaiseException (PROTECTION FAULT)
17
            else if (PTE.Present == True)
18
                 // assuming hardware-managed TLB
19
                TLB_Insert(VPN, PTE.PFN, PTE.ProtectBits)
20
                RetryInstruction()
21
            else if (PTE.Present == False)
22
                RaiseException (PAGE FAULT)
23
```

Virtual Memory Mechanisms

If page fault (i.e., present bit is cleared)

- Trap into OS (not handled by hardware. Why?)
- OS selects victim page in memory to replace
- Write victim page out to disk if modified. Add modified ("dirty") bit to PTE
 - OS reads referenced page from disk into memory
 - Page table is updated, present bit is set
 - Process continues execution

What should scheduler do?