

CS 211: Intro to Computer Architecture

12.2: Single-Cycle RV64I CPU – Mem, Branch, & Jump

Minesh Patel

Spring 2025 – Thursday 17 April

Announcements

- Ongoing
 - WA8: due **Friday (April 18) @ 11:59 pm**
 - PA4: due **Friday (April 18) @ 11:59 pm**
- Upcoming
 - PA5: TBA: planned for Friday
 - WA9: TBA: planned for Friday

Reference Material


- Today's lecture partially draws inspiration from:
 - [CS 61C @ UC Berkeley](#) (Prof. Dan Garcia)

And the RISC-V ISA Manual


The screenshot shows the first few pages of the RISC-V Instruction Set Manual Volume I: Unprivileged Architecture. On the left, a sidebar displays the Table of Contents, which includes sections like Preface, Introduction, Base Instruction-Length Encoding, Exceptions, Traps, and Interrupts, and various instruction sets (RV32I, RV32E, RV64I, RV64E). The main content area starts with the title "The RISC-V Instruction Set Manual Volume I: Unprivileged Architecture" and the version number "Version 20240411". It then lists the contributors in alphabetical order, followed by a note about the Creative Commons Attribution 4.0 International License. Below that is a detailed description of the Preface, stating that it describes the RISC-V unprivileged architecture. The page also mentions that some modules are Ratified (finalized), some are Frozen (not expected to change), and some are Draft (subject to change). A note at the bottom indicates that the document contains versions of the RISC-V ISA modules.

Recommended Reading

Section 7.3: “Single-Cycle Processor”




Section 4.3: “Building a Datapath”




Summary: Overall Design

Datapath: all logic elements we need








Control Logic: orchestrates the datapath

Our CPU So Far: Arithmetic/Logic



Today's goal: implement everything else!

6 Types of RISC-V Instructions

 <p>R-Type</p>	add, sub, slt(u), xor, or, and, sll, srl, sra
 <p>I-Type</p>	addi, subi, slt(u)i, xori, ori, andi, slli, srli, srai, lb(u) , lh(u) , lw(u) , ld , jalr
 <p>S-Type</p>	sb , sh , sw , sd
 <p>B-Type</p>	b<cond>
 <p>U-Type</p>	lui , auipc
 <p>J-Type</p>	jal

Agenda

- **Memory Operations**

- I-Type: Loads
- S-Type: Stores

- Control Flow Operations


- B-Type: Branches
- Jumps and J-Type
- U-Type: AUIPC and LUI

RV64I Memory Operations

Load

lb rd, N(rs1)


$$rd = \text{mem}[rs1 + N]$$



Store

sb rs2, N(rs1)


$$\text{mem}[rs2 + N] = rs1$$



Agenda

- Memory Operations
 - I-Type: Loads
 - S-Type: Stores
- Control Flow Operations
 - B-Type: Branches
 - Jumps and J-Type
 - U-Type: AUIPC and LUI


LOAD Instructions (I-Type)




- Same encoding as the **I-Type instructions** we already implemented

Implementing LOAD Variants

ld/w/h/b(u) rd, N(rs1)




000	lb	0000011
001	lh	(LOAD)
010	lw	
011	ld	
100	lbu	
101	lhu	
110	lwu	



- New logic block: zero and sign extension
- New control signal: mem_width


Example Sign Extension: 1b

- Easy to implement (just a couple gates to choose the width)



LOAD: State Updates


ld/w/h/b(u) rd, N(rs1)



State Element	Action
PC	PC += 4
GPRs	WRITE(R[rd]) and READ(R[rs1])
DMEM	READ: MEM[R[rs1] + sext(imm[11:0])]


New Components

State Element	Action
PC	PC += 4
GPRs	WRITE(R[rd]) and READ(R[rs1])
DMEM	READ: MEM[R[rs1]] + sext(imm[11:0])




Memory to Registers

State Element	Action
PC	PC += 4
GPRs	WRITE(R[rd]) and READ(R[rs1])
DMEM	READ: MEM[R[rs1]] + sext(imm[11:0])



Datapath for LOAD


State Element	Action
PC	PC += 4
GPRs	WRITE(R[rd]) and READ(R[rs1])
DMEM	READ: MEM[R[rs1]] + sext(imm[11:0])



Agenda

- Memory Operations
 - I-Type: Loads
 - **S-Type: Stores**
- Control Flow Operations
 - B-Type: Branches
 - Jumps and J-Type
 - U-Type: AUIPC and LUI


STORE Instructions (S-Type)



- **Key idea:** **rs2** bits are always in the same place (easy to decode)
- **Consequence:** fragmented **imm** field

STORE Instructions (S-Type)


sd/w/h/b rs2, N(rs1)



State Element	Action
PC	PC += 4
GPRs	READ(R[rs1] & R[rs2])
DMEM	WRITE: MEM[R[rs1] + sext(imm[11:0])]


Updated Components

State Element	Action
PC	PC += 4
GPRs	READ(R[rs1] & R[rs2])
DMEM	WRITE: MEM[R[rs1]] + sext(imm[11:0])]




Datapath for STORE

State Element	Action
PC	PC += 4
GPRs	READ(R[rs1] & R[rs2])
DMEM	WRITE: MEM[R[rs1]] + sext(imm[11:0])



Our CPU So Far


- **Arith/logic:** add(i), sub, slt(u)(i), xor(i), or(i), and(i), sll(i), srl(i), sra(i)
- **Loads:** lb(u), lh(u), lw(u), ld,
- **Stores:** sb, sh, sw, sd



Agenda

- Memory Operations
 - I-Type: Loads
 - S-Type: Stores
- **Control Flow Operations**
 - **B-Type: Branches**
 - Jumps and J-Type
 - U-Type: AUIPC and LUI


Branch Instructions (B-Type)



- {rs2, rs1, funct3, opcode} are in the same places as R/I/S-Type

Branch Instructions (B-Type)

b<cond> rs1, rs2, <PC offset>



000 eq **1100011**

001 ne (BRANCH)

100 lt

101 ge

110 ltu

111 geu

First time we're modifying the PC!


State Element	Action
PC	PC += taken ? sext(imm[12:0]) : 4;
GPRs	READ(R[rs1] & R[rs2])
DMEM	-

Evaluating the Branch Condition

b<cond> rs1, rs2, <PC offset>


- We have **two separate calculations** to do
- We only have **one ALU**

<cond>
000 eq
001 ne
100 lt
101 ge
110 ltu
111 geu



1. Use ALU for pc+imm

State Element	Action
PC	$PC += \text{taken} ? \text{sext}(\text{imm}[12:0]) : 4$
GPRs	READ(R[rs1] & R[rs2])
DMEM	-




Branch Comparator

- Decides whether a **branch is taken (or not)**
- Just another combinational logic block


br_cond

000	rs1 == rs2
001	rs1 != rs2
100	rs1 < rs2
101	rs1 >= rs2
110	rs1 < rs2 (unsigned)
111	rs1 >= rs2 (unsigned)




2. Use BR CMP for cond

State Element	Action
PC	$PC += \text{taken} ? \text{sext}(\text{imm}[12:0]) : 4$
GPRs	READ(R[rs1] & R[rs2])
DMEM	-



Full BRANCH Datapath


State Element	Action
PC	$PC += \text{taken} ? \text{sext}(\text{imm}[12:0]) : 4$
GPRs	READ($R[rs_1] \& R[rs_2]$)
DMEM	-



Agenda

- Memory Operations
 - I-Type: Loads
 - S-Type: Stores
- Control Flow Operations
 - B-Type: Branches
 - **Jumps and J-Type**
 - U-Type: AUIPC and LUI

Jump and Link (J-Type)



- {rd, opcode} are in the same places as R/I/S/B-Type

All These Crazy Immediates!




imm[11:0]



imm[11:0]




imm[12:0]



imm[31:0]




imm[20:0]



All get sign extended
to 64 bits

Example: ADDI

addi x11, x10, -1



1111_1111_1111 10 add 11 OP_IMM


Immediate Generation

imm_sel = I-Type


0xffff_ffff_ffff_ffff

Example: BEQ

beq x10, x11, -4




1 111111 11 10 eq 1110 1 BRANCH



Jump and Link (J-Type)


jal rd, <PC offset>



State Element	Action
PC	$PC += \text{sext}(\text{imm}[20:0])$
GPRs	WRITE(R[rd]) <i>save ra (pc + 4)</i>
DMEM	-


J-Type Datapath Updates

State Element	Action
PC	$PC += \text{sext}(\text{imm}[20:0])$
GPRs	$\text{WRITE}(R[\text{rd}])$
DMEM	-




JAL: Saving the Return Address

State Element	Action
PC	$PC += \text{sext}(\text{imm}[20:0])$
GPRs	$\text{WRITE}(R[\text{rd}])$
DMEM	-




JAL: Updating the PC

State Element	Action
PC	$PC += \text{sext}(\text{imm}[20:0])$
GPRs	$\text{WRITE}(R[\text{rd}])$
DMEM	-



Jump and Link Register (I-Type)

jalr rd, rs1, <PC offset>




- Our datapath **already handles** I-Type instructions ☺


State Element	Action
PC	$PC = R[rs1] + IMM$
GPRs	WRITE($R[rd]$) <i>save ra (pc + 4)</i>
DMEM	-

JALR: Updating the PC

State Element	Action
PC	$PC = R[rs1] + IMM$
GPRs	WRITE($R[rd]$)
DMEM	-



Datapath So Far (Almost Done!)



Agenda

- Memory Operations
 - I-Type: Loads
 - S-Type: Stores
- Control Flow Operations
 - B-Type: Branches
 - Jumps and J-Type
 - **U-Type: AUIPC and LUI**


Load Upper Immediate: U-Type

lui rd, imm

$rd = \text{sext}(\text{imm}[31:0])$

auipc rd, imm

$rd = pc + \text{sext}(\text{imm}[31:0])$



- {rd, opcode} are in the same places as R/I/S/B/J-Type

Load Upper Immediate: U-Type

lui rd, imm

$rd = \text{sext}(\text{imm}[31:0])$

auipc rd, imm


$rd = pc + \text{sext}(\text{imm}[31:0])$



State Element	Action
PC	$PC += 4$
GPRs	WRITE(R[rd])
DMEM	-


Load Upper Immediate

State Element	Action
PC	PC += 4
GPRs	WRITE(R[rd])
DMEM	-




Add Upper Immediate to PC

State Element	Action
PC	PC += 4
GPRs	WRITE(R[rd])
DMEM	-





The Final Datapath



We've Done It: RISC-V CPU!

- We've designed a computer that can execute **any* code you want**
- **Takeaway:** everything boils down to **logic operations on numbers**



Compare: Another RISC-V Datapath




Figure 7.12 Complete single-cycle processor

CS 211: Intro to Computer Architecture

12.2: Single-Cycle RV64I CPU – Mem, Branch, & Jump

Minesh Patel

Spring 2025 – Thursday 17 April