#### **CS 211: Intro to Computer Architecture** 11.2: Combinational Logic, Flip-Flops, and Clocks

### **Minesh Patel**

Spring 2025 – Thursday 10 April

#### Announcements

- Ongoing
  - Extra Credit: replaces WA6, due Friday (April 11) @ 11:59 pm
  - PA4: due Next Friday (April 18) @ 11:59 pm
- •Upcoming
  - WA8: Tomorrow (?)

#### Toward a RV64I CPU

• **Recall:** We can build **anything we want** with {AND, OR, NOT}

• Q: what should we build?

#### Goal:

Design HW to execute all RV64I instructions

	Let's start simple		
1	Logical Operations	Memory	
	<pre>and(i) rd, rs1, rs2/imm or(i) rd, rs1, rs2/imm xor(i) rd, rs1, rs2/imm</pre>	<pre>l{b/h/w/d} rd, offset(rs) lu{b/h/w/d} rd, offset(rs) s{b/h/w/d} rd, offset(rs)</pre>	
	Add/Subtract	Branch/Jump	
	<pre>add(i)(w) rd, rs1, rs2/imm sub(w) rd, rs1, rs2</pre>	<pre>beq rs1, rs2, <label> bne rs1, rs2, <label> blt(u) rs1 rs2 <label></label></label></label></pre>	
	Compare	<pre>bic(u) rs1, rs2, <label> bge(u) rs1, rs2, <label> jal rd, <label> jalr rd, offset(rs1) Load/Add Upper Immediate</label></label></label></pre>	
	<pre>slt(u)(i) rd, rs1, rs1/imm</pre>		
	Shift		
	<pre>sll(i)(w) rd, rs1, rs2/imm srl(i)(w) rd, rs1, rs2/imm sra(i)(w) rd, rs1, rs2/imm</pre>		
		lui rd, imm	
		authe La's Tunu	

#### **Implementing Logical Operations**

and(i) rd, rs1, rs2/imm
or(i) rd, rs1, rs2/imm
xor(i) rd, rs1, rs2/imm

• We must build circuits to:





# •Combinational Logic

- Logical Operations
- Addition/Subtraction
- Comparing NumbersBit Shifting

# •Building Registers

#### **Combinational Logic**

- Any function where:
  - Output depends only on inputs
  - No memory of past inputs (i.e., previous states)



#### **Not Quite Combinational**





# Combinational Logic Logical Operations Addition/Subtraction Comparing Numbers

•Bit Shifting

•Building Registers

and(i) rd, rs1, rs2/imm

• It's just 64 AND gates



#### **Supporting Multiple Logic Operations**

and(i) rd, rs1, rs2/imm or(i) rd, rs1, rs2/imm xor(i) rd, rs1, rs2/imm



Need to **choose** between these depending on the **instruction** 

#### **Multiplexer: Choosing A or B**





#### **Multiplexer: Choosing Between N**



#### **Re: Choosing Between Logic Operations**

Key idea: calculate everything, and choose the right output



#### **Arithmetic and Logic Unit (ALU)**







## Agenda

# Combinational Logic Logical Operations Addition/Subtraction

Comparing NumbersBit Shifting

# •Building Registers

#### **Extending the ALU**



#### **Adding 64-bit Numbers**

• How do we do binary addition?

add(i) rd, rs1, rs2/imm

0110101 + 1111110

10 11 0011

## Adding 64-bit Numbers

• How do we do binary addition?



add(i) rd, rs1, rs2/imm

#### **Binary Addition Algorithm: Carry Ripple**

#### For Each Bit

C<sub>i,out</sub> C<sub>i,in</sub>





#### **Full Adder Implementation**



$$c_o = MAJ(a, b, c_i)$$
  
 $s = a \bigoplus b \bigoplus c_i$ 





#### **64-Bit Adder**





#### **64-Bit Subtractor**

• Exploit two's complement! A - B = A + B' + 1



#### **Extra-Fancy Integer Addition Algorithms**

#### TABLE 11.3 Comparison of adder architectures

Architecture	Classification	Logic Levels	Max Fanout	Tracks	Cells	
Carry-Ripple		N-1	1	1	N	6
Carry-Skip $(n = 4)$		N/4 + 5	2	1	1.25 <i>N</i>	5 Prefix Tree
Carry-Increment $(n = 4)$		<i>N</i> /4 + 2	4	1	2N	Carry Lookahead
Carry-Increment (variable group)		$\sqrt{2N}$	$\sqrt{2N}$	1	2N	Carry Select   Carry Select
Brent-Kung	(L-1, 0, 0)	$2\log_2 N - 1$	2	1	2N	
Sklansky	(0, L-1, 0)	$\log_2 N$	<i>N</i> /2 + 1	1	$0.5 N \log_2 N$	
Kogge-Stone	(0, 0, L - 1)	$\log_2 N$	2	N/2	$N\log_2 N$	
Han-Carlson	(1, 0, L - 2)	$\log_2 N + 1$	2	<i>N</i> /4	$0.5 N \log_2 N$	
Ladner Fischer $(l=1)$	(1, L - 2, 0)	$\log_2 N + 1$	<i>N</i> /4 + 1	1	$0.25 N \log_2 N$	0 20 40 60 80 100 Delay (FO4)
Knowles [2,1,,1]	(0, 1, <i>L</i> – 2)	$\log_2 N$	3	<i>N</i> /4	$N\log_2 N$	FIGURE 11.40 Area vs. delay of synthesized adders

Weste and Harris, "CMOS VLSI Design A Circuits and Systems Perspective," 4/E.

#### Our ALU (work in progress)





# Combinational Logic Logical Operations Addition/Subtraction Comparing Numbers Bit Shifting

•Building Registers

## **Comparing Two Numbers**



- Just use subtraction! X = rs1 rs2
- Some gotcha's with signed/unsigned
  - May need to check sign bits, overflow bit (i.e., ALU carry out)
  - Some further reading

#### **Faster Options Example: Checking Equality**

beq rs1, rs2, <label> **XNOR**  $pc += \begin{cases} offset (rs1 == rs2) \\ 4 (rs1 != rs2) \end{cases}$ 00 rst rsz at 01 0 10

#### **Extending the ALU: Work in Progress**



alu\_op

000	(and)
001	(or)
010	(xor)
011	(add)
100	(sub)
101	(slt)
110	(sltu)
else	e (-)

**Logical Operations** 

and(i) rd, rs1, rs2/imm
or(i) rd, rs1, rs2/imm
xor(i) rd, rs1, rs2/imm

#### Add/Subtract

add(i)(w) rd, rs1, rs2/imm
sub(w) rd, rs1, rs2

#### Compare

slt(u)(i) rd, rs1, rs1/imm

Shift

sll(i)(w) rd, rs1, rs2/imm
srl(i)(w) rd, rs1, rs2/imm
sra(i)(w) rd, rs1, rs2/imm

#### Next



# Combinational Logic Logical Operations Addition/Subtraction Comparing Numbers Bit Shifting

# •Building Registers

#### **Hardware Bit Shifting**

sll(i)(w) rd, rs1, rs2/imm // logical shift left
srl(i)(w) rd, rs1, rs2/imm // logical shift right
sra(i)(w) rd, rs1, rs2/imm // arith. shift right

- Efficient shifting is **surprisingly difficult** 
  - In theory, any bit can be moved to any destination position
  - May need to sign/zero extend



Pillmeier, "Design Alternatives for Barrel Shifters"

#### **Our ALU**



#### alu\_op



Note: Actual mapping depends on implementation choices

## Agenda

# Combinational Logic Logical Operations Addition/Subtraction Comparing Numbers Bit Shifting

# Building Registers

### **Building Registers to Store Data**

• Registers need to support both reading and writing



**Bit By Bit** 





36

#### How Can We Store One Bit?

• Need a *bistable element*: anything with **two stable states** 



#### **Cross-Coupled Inverters**

**Bistable System** 



• Any starting state will resolve to either **Q**={0,1}

#### **Set-Reset Latch**

• Unfortunately, the user has **no inputs** to change the inverter state!



#### **Analyzing SR Latches**









Truth Table

00 Q<sub>prev</sub> 01 0 10 1 <del>11 0</del>



SR = 11



#### **Analyzing SR Latches**



SR = 01  $R \xrightarrow{0} NOR2 \xrightarrow{1} Q$   $1 \xrightarrow{NOR2} Q'$ 



SR = 11



#### **Abstracting the SR Latch**



#### • We need a **better abstraction**

- Distinguish between read/write mode
- Get rid of the useless SR=11 case

#### D Latch: An Abstracted SR Latch

• Can control when we update q based on a write enable signal



D Latch Symbols





-D Q



- Need to **carefully control** the WR\_EN timing
- Simpler solution: use a clock signal

#### **Clocked Latches**

• **Clock Signal:** alternate 0/1 forever (very easy to build a circuit for this)



#### • With D Latches:

- **Do calculations** when clock is 0 (latch is opaque)
- Update registers when clock is 1 (latch is transparent)

Pros: abstracts the rd/wr timing
Problem: half of all time is wasted!





#### Final Version: Edge-Triggered D Flip-Flop

•Key idea: Update Q only on a clock transition (0 -> 1)





#### **Example: Intel i9**

**CPU** Specifications

#### Intel<sup>®</sup> Core<sup>™</sup> i9-13900K Processor CORE 36M Cache, up to 5.80 GHz i9

Total Cores ③		24			
# of Performance-cores	8				
# of Efficient-cores					
Total Threads ③					
Max Turbo Frequency ③					
Intel® Thermal Velocity Boost Frequency 🧿					
Intel® Turbo Boost Max Technology 3.0 Frequency ‡ 🝞					
Performance-core Max Turbo Frequency ③					
Efficient-core Max Turbo Frequency ③					
Performance-core Base Frequency 💿					
Efficient-core Base Frequency 🔞					

intel

https://www.intel.com/content/www/us/en/products/sku/230496/intel-core-i913900k-processor-36m-cache-up-to-5-80-ghz/specifications.html

#### **CS 211: Intro to Computer Architecture** 11.2: Combinational Logic, Flip-Flops, and Clocks

### **Minesh Patel**

Spring 2025 – Thursday 10 April