

CS 211: Intro to Computer Architecture

10.1: RISC-V Assembly: Control Flow


Minesh Patel

Spring 2025 – Tuesday 1 April


Announcements

- Assignments
 - **Extra Credit:** replaces WA6, due **Next Friday (April 11) @ 11:59 pm**
- Upcoming
 - **WA7:** released tonight
 - **PA4:** released tomorrow

Useful Resources: Official Specifications



<https://github.com/riscv/riscv-isa-manual/>



<https://github.com/riscv-non-isa/riscv-elf-psabi-doc>

Useful Resources: Third Party ISA References

Opcode	Instruction	Fmt	Example	Description	Notes
li	load immediate	*	li a0, 2	addi a0, zero, 2	<i>pseudo</i>
la	load address	*	la a0, symbol	a0 = symbol	<i>pseudo, 2 instr</i>
add	add	R	add a0, a1, a2	a0 = a1 + a2	
sub	subtract	R	sub a0, a1, a2	a0 = a1 - a2	
xor	bitwise exclusive or	R	xor a0, a1, a2	a0 = a1 ^ a2	
or	bitwise or	R	or a0, a1, a2	a0 = a1 a2	
and	bitwise and	R	and a0, a1, a2	a0 = a1 & a2	
sll	shift left logical	R	sll a0, a1, a2	a0 = a1 << a2	
srl	shift right logical	R	srl a0, a1, a2	a0 = a1 >> a2	
sra	shift right arith*	R	sra a0, a1, a2	a0 = a1 >> a2	sign-extends
slt	set less than	R	slt a0, a1, a2	a0 = (a1 < a2) ? 1 : 0	
sltu	set less than (u)	R	sltu a0, a1, a2	a0 = (a1 < a2) ? 1 : 0	unsigned
addi	add immediate	I	addi a0, a1, 2	a0 = a1 + 2	
xori	xor immediate	I	xori a0, a1, 2	a0 = a1 ^ 2	
ori	or immediate	I	ori a0, a1, 2	a0 = a1 2	
andi	and immediate	I	andi a0, a1, 2	a0 = a1 & 2	
slli	shift left logical imm	I	slli a0, a1, 2	a0 = a1 << 2	
srl	shift right logical imm	I	srl a0, a1, 2	a0 = a1 >> 2	
srai	shift right arith imm	I	srai a0, a1, 2	a0 = a1 >> 2	sign-extends
slti	set less than imm	I	slti a0, a1, 2	a0 = (a1 < 2) ? 1 : 0	
sltiu	set less than imm (u)	I	sltiu a0, a1, 2	a0 = (a1 < 2) ? 1 : 0	unsigned
mv	move (copy)	*	mv a0, a1	addi a0, a1, 0	<i>pseudo</i>
neg	2s-complement negation	*	neg a0, a1	sub a0, zero, a1	<i>pseudo</i>
not	bitwise not	*	not a0, a1	xori a0, a1, -1	<i>pseudo</i>
lb	load byte	I	lb a0, 1(a1)	a0 = M[a1+1] (8 bits)	
lh	load half	I	lh a0, 2(a1)	a0 = M[a1+2] (16 bits)	
lw	load word	I	lw a0, 4(a1)	a0 = M[a1+4] (32 bits)	
ld	load double word	I	ld a0, 8(a1)	a0 = M[a1+8] (64 bits)	
lbu	load byte (u)	I	lbu a0, 1(a1)	a0 = M[a1+1] (8 bits)	zero-extends
lhu	load half (u)	I	lhu a0, 2(a1)	a0 = M[a1+2] (16 bits)	zero-extends
lwu	load word (u)	I	lwu a0, 4(a1)	a0 = M[a1+4] (32 bits)	zero-extends
l{b h w d}	load global	*	ld a0, symbol	a0 = M[symbol]	<i>pseudo, 2 instr</i>
sb	store byte	S	sb a0, 1(a1)	M[a1+1] = a0 (8 bits)	
sh	store half	S	sh a0, 2(a1)	M[a1+2] = a0 (16 bits)	
sw	store word	S	sw a0, 4(a1)	M[a1+4] = a0 (32 bits)	
sd	store double word	S	sd a0, 8(a1)	M[a1+8] = a0 (64 bits)	
s{b h w d}	store global	*	sd a0, symbol, t0	M[symbol] = a0 (uses t0)	<i>pseudo, 2 instr</i>
beq	branch if =	B	beq a0, a1, 2b	if (a0 == a1) goto 2b	
bne	branch if ≠	B	bne a0, a1, 2f	if (a0 != a1) goto 2f	
blt	branch if <	B	blt a0, a1, 2b	if (a0 < a1) goto 2b	
ble	branch if ≤	*	ble a0, a1, 2f	bge a1, a0, 2f	<i>pseudo</i>
bgt	branch if >	*	bgt a0, a1, 2b	blt a1, a0, 2b	<i>pseudo</i>
bge	branch if ≥	B	bge a0, a1, 2f	if (a0 >= a1) goto 2f	
bltu	branch if < (u)	B	bltu a0, a1, 2b	if (a0 < a1) goto 2b	unsigned
bleu	branch if ≤ (u)	*	bleu a0, a1, 2f	bgeu a1, a0, 2f	unsigned, <i>pseudo</i>
bgtu	branch if > (u)	*	bgtu a0, a1, 2b	bltu a1, a0, 2b	unsigned, <i>pseudo</i>
bgeu	branch if ≥ (u)	B	bgeu a0, a1, 2f	if (a0 >= a1) goto 2f	unsigned
beqz	branch if = 0	*	beqz a0, 2b	if (a0 == 0) goto 2b	<i>pseudo</i>
bnez	branch if ≠ 0	*	bnez a0, 2f	if (a0 != 0) goto 2f	<i>pseudo</i>
bltz	branch if < 0	*	bltz a0, 2b	if (a0 < 0) goto 2b	<i>pseudo</i>
blez	branch if ≤ 0	*	blez a0, 2f	if (a0 ≤ 0) goto 2f	<i>pseudo</i>
bgtz	branch if > 0	*	bgtz a0, 2b	if (a0 > 0) goto 2b	<i>pseudo</i>
bgez	branch if ≥ 0	*	bgez a0, 2f	if (a0 ≥ 0) goto 2f	<i>pseudo</i>
jai	jump and link	J	jai ra, label	ra = pc+4; jump to label	
jalr	jump and link reg	I	jalr ra, a1	ra = pc+4; jump to a1	
call	call subroutine	*	call label	ra = pc+4; jump to label	
j	jump	*	j label	jump to label	
lui	load upper imm	U	lui a0, 1234	a0 = 1234 << 12	
auipc	add upper imm to pc	U	auipc a0, 1234	a0 = pc + (1234 << 12)	
ecall	environment call	I	ecall	system call (calls the OS)	
ebreak	environment break	I	ebreak	break to debugger	

<https://www.cs.utah.edu/cs/2810/riscv-card.pdf>

Free & Open Reference Card ①


Base Integer Instructions: RV32I, RV64I, and RV128I				RV Privileged Instructions							
Category	Name	Fmt	RV32I Base		+RV(64,128)	Category	Name	RV mnemonic			
Loads	Load Byte	I	LB rd,rs1,imm			CSR Access	Atomic R/W	CSR RW rd,csr,rs1			
	Load Halfword	I	LH rd,rs1,imm				Atomic Read & Set Bit	CSR RS rd,csr,rs1			
	Load Word	I	LW rd,rs1,imm	L{D Q}	rd,rs1,imm		Atomic Read & Clear Bit	CSR RC rd,csr,rs1			
	Load Byte Unsigned	I	LBU rd,rs1,imm				Atomic R/W Imm	CSR RWI rd,csr,imm			
	Load Half Unsigned	I	LHU rd,rs1,imm	L{W D U}	rd,rs1,imm		Atomic Read & Set Bit Imm	CSR RSI rd,csr,imm			
Stores	Store Byte	S	SB rs1,rs2,imm			Atomic Read & Clear Bit Imm	CSR RCI rd,csr,imm				
	Store Halfword	S	SH rs1,rs2,imm			Change Level	Env. Call	ECALL			
	Store Word	S	SW rs1,rs2,imm	S{D Q}	rs1,rs2,imm		Environment Breakpoint	EBREAK			
Shifts	Shift Left	R	SLL rd,rs1,rs2	SLL{W D}	rd,rs1,rs2	Environment Return	ERET				
	Shift Left Immediate	I	SLLI rd,rs1,shamt	SLLI{W D}	rd,rs1,shamt	Trap Redirect	to Supervisor	MRTS			
	Shift Right	R	SRL rd,rs1,rs2	SRL{W D}	rd,rs1,rs2		Redirect Trap to Hypervisor	MRTH			
	Shift Right Immediate	I	SRLI rd,rs1,shamt	SRLI{W D}	rd,rs1,shamt	Hypervisor Trap to Supervisor	HRTS				
	Shift Right Arithmetic	R	SRA rd,rs1,rs2	SRA{W D}	rd,rs1,rs2	Interrupt	Wait for Interrupt	WFI			
Shift Right Arith Imm	I	SRAI rd,rs1,shamt	SRAI{W D}	rd,rs1,shamt	Supervisor FENCE		SFENCE.VM rs1				
Arithmetic	ADD	R	ADD rd,rs1,rs2			Optional Compressed (16-bit) Instruction Extension: RVC					
	ADD Immediate	I	ADDI rd,rs1,imm	ADDI{W D}	rd,rs1,imm		Category	Name	Fmt		
	SUBtract	R	SUB rd,rs1,rs2				Loads	Load Word	CL	C.LW rd',rs1',imm	LW
Logical	Load Upper Imm	U	LUI rd,imm				Load Word SP	CI	C.LWSP rd,imm	LW	rd,sp,imm*4
	Add Upper Imm to PC	U	AUIPC rd,imm				Load Double	CL	C.LD rd',rs1',imm	LD	rd',rs1',imm*8
	XOR	R	XOR rd,rs1,rs2				Load Double SP	CI	C.LDSP rd,imm	LD	rd,sp,imm*8
	XOR Immediate	I	XORI rd,rs1,imm				Load Quad	CL	C.LQ rd',rs1',imm	LQ	rd',rs1',imm*16
	OR	R	OR rd,rs1,rs2				Load Quad SP	CI	C.LQSP rd,imm	LQ	rd,sp,imm*16
Compare	AND	R	AND rd,rs1,rs2			Stores	Store Word	CS	C.SW rs1',rs2',imm	SW	rs1',rs2',imm*4
	AND Immediate	I	ANDI rd,rs1,imm				Store Word SP	CSS	C.SWSP rs2,imm	SW	rs2,sp,imm*4
	Set <	R	SLT rd,rs1,rs2				Store Double	CS	C.SD rs1',rs2',imm	SD	rs1',rs2',imm*8
	Set < Immediate	I	SLTI rd,rs1,imm				Store Double SP	CSS	C.SDSP rs2,imm	SD	rs2,sp,imm*8
	Set < Imm Unsigned	I	SLTIU rd,rs1,imm				Store Quad	CS	C.SQ rs1',rs2',imm	SQ	rs1',rs2',imm*16
Branches	BEQ	SB	BEQ rs1,rs2,imm			Store Quad SP	CSS	C.SQSP rs2,imm	SQ	rs2,sp,imm*16	
	Branch ≠	SB	BNE rs1,rs2,imm			Arithmetic	ADD	CR	C.ADD rd,rs1	ADD	rd,rd,rs1
	Branch <	SB	BLT rs1,rs2,imm				ADD Word	CR	C.ADDW rd,rs1	ADDW	rd,rd,imm
	Branch ≥	SB	BGE rs1,rs2,imm				ADD Immediate	CI	C.ADDI rd,imm	ADDI	rd,rd,imm
	Branch < Unsigned	SB	BLTU rs1,rs2,imm				ADD Word Imm	CI	C.ADDIW rd,imm	ADDIW	rd,rd,imm
Branch ≥ Unsigned	SB	BGEU rs1,rs2,imm			ADD SP Imm * 16		CI	C.ADDI16SP x0,imm	ADDI	sp,sp,imm*16	
Jump & Link	J&L	UJ	J&L rd,imm			ADD SP Imm * 4	CIW	C.ADDI4SPN rd',imm	ADDI	rd',sp,imm*4	
	Jump & Link Register	UJ	J&LR rd,rs1,imm			Load Immediate	CI	C.LI rd,imm	ADDI	rd,x0,imm	
	Synch thread	I	FENCE			Load Upper Imm	CI	C.LUI rd,imm	LUI	rd,imm	
System	Synch Instr & Data	I	FENCE.I			Move	CR	C.MV rd,rs1	ADD	rd,rs1,x0	
	System CALL	I	SCALL			Sub	CR	C.SUB rd,rs1	SUB	rd,rd,rs1	
	System BREAK	I	SBREAK			Shifts	Shift Left Imm	CI	C.SLLI rd,imm	SLLI	rd,rd,imm
Read CYCLE	I	RDCYCLE rd			Branches		Branch=0	CB	C.BEQZ rs1',imm	BEQ	rs1',x0,imm
Read CYCLE upper Half	I	RDCYCLEH rd					Branch≠0	CB	C.BNEZ rs1',imm	BNE	rs1',x0,imm
Read TIME	I	RDTIME rd			Jump	Jump	CJ	C.J imm	JAL	x0,imm	
Read TIME upper Half	I	RDTIMEH rd				Jump Register	CR	C.JR rd,rs1	JALR	x0,rs1,0	
Read INSTR RETired	I	RDINSTRRET rd				Jump & Link	Jump & Link	CJ	C.JAL imm	JAL	ra,imm
Read INSTR upper Half	I	RDINSTRRETH rd			Jump & Link Register		CR	C.JALR rs1	JALR	ra,rs1,0	
Counters	Read INSTR	I	RDINSTR			System	Env. BREAK	CI	C.EBREAK	EBREAK	
	Read INSTR upper Half	I	RDINSTRH								

<https://www.cl.cam.ac.uk/teaching/1617/ECAD+Arch/files/docs/RISCVGreenCardv8-20151013.pdf>

Correction: Word Size vs. **XLEN**

- RISC-V “word size” is **always 32-bits**
- Register width is “**XLEN**”

Registers



RISC-V Version	Register Width (XLEN)
RV32 (32-bit)	32-bits (single “word”)
RV64 (64-bit)	64-bits (double “word”)
RV128 (128-bit)	128-bits (quad “word”)

Load and Store Instructions

lb	load byte
lh	load half
lw	load word
ld	load double word
sb	store byte
sh	store half
sw	store word
sd	store double word

Agenda

- **Executing a RISC-V Program**
 - **C to Machine Code**
 - The Program Counter
- Branch Instructions
 - Conditional Branches
 - C and ASM Control Flow

C to Machine Code

- Recall:

- Function arguments in **a0-a10**
- Return value **a0**

func.c

```
#include <stdint.h>

uint64_t func(uint64_t *pa, uint64_t *pb)
{
    return *pa & *pb;
}
```

Compile to Assembly
(gcc -S)



func.S

```
func:
    ld a0, 0(a0)
    ld a5, 0(a1)
    and a0, a0, a5
    ret
```

Ilab Compilation Command

```
/common/users/shared/cs211_s25_5678/toolchain_glibc3/bin/riscv64-unknown-linux-gnu-gcc
```

Restricting ourselves to the RV64I ISA

```
-mabi=lp64 -march=rv64i
```

```
-Os
```

```
-S rv64i_func.c -o rv64i_func.o
```

C to Machine Code

func.c

```
#include <stdint.h>

uint64_t func(uint64_t *pa, uint64_t *pb)
{
    return *pa & *pb;
}
```

Compile to asm
(gcc -S)

func.S

```
func:
    ld a0, 0(a0)
    ld a2, 0(a1)
    and a0, a0, a2
    ret
```

Assemble
to object
(gcc -c)

func.o

```
0: 00053503
4: 0005b783
8: 00f57533
c: 00008067
```

```
mp2099@ilab1: ~/cs211/experi x + - □ ×
mp2099@ilab1:~/cs211/experiment$ cat rv64i_func.c
#include <stdint.h>

uint64_t func(uint64_t *a, uint64_t *b)
{
    return *a & *b;
}
mp2099@ilab1:~/cs211/experiment$ /common/users/shared
/cs211_s25_5678/toolchain_glibc3/bin/riscv64-unknown-
linux-gnu-gcc -mabi=lp64 -march=rv64i -Os -c rv64i_fu
nc.c -o rv64i_func.o
mp2099@ilab1:~/cs211/experiment$ /common/users/shared
/cs211_s25_5678/toolchain_glibc3/bin/riscv64-unknown-
linux-gnu-objdump --section=.text -D rv64i_func.o

rv64i_func.o:      file format elf64-littleriscv

Disassembly of section .text:

0000000000000000 <func>:
   0: 00053503      ld      a0,0(a0)
   4: 0005b783      ld      a5,0(a1)
   8: 00f57533      and     a0,a0,a5
  c: 00008067      ret
```


C to Machine Code

func.c

```
#include <stdint.h>

uint64_t func(uint64_t *pa, uint64_t *pb)
{
    return *pa & *pb;
}
```

Compile to asm
(gcc -S)

func.S

```
func:
    ld a0, 0(a0)
    ld a2, 0(a1)
    and a0, a0, a2
    ret
```

Assemble
to object
(gcc -c)

func.o

```
0: 00053503
4: 0005b783
8: 00f57533
c: 00008067
```

Disassembly of the Executable (func)

```
000000000010540 <func>:
10540: 00053503      ld    a0,0(a0)
10544: 0005b783      ld    a5,0(a1)
10548: 00f57533      and   a0,a0,a5
1054c: 00008067      ret
```

Memory

0x10540
00053503
0005b783
00f57533
00008067
0x10550

Agenda

- Executing a RISC-V Program
 - C to Machine Code
 - **The Program Counter**
- Branch Instructions
 - Conditional Branches
 - C and ASM Control Flow


Program Counter (PC) and Instruction Register (IR)

- The CPU “fetches” instructions from memory **in program order**
- Two special hardware registers:
 - **Program counter (PC):** **pointer to** the current instruction
 - **Instruction register (IR):** the current instruction’s **number representation**

```
00000000000010540 <func>:  
PC = 0x10540 → 10540: IR = 00053503      ld      a0, 0(a0)  
next = PC + 4 → 10544: 0005b783      ld      a5, 0(a1)  
...           → 10548: 00f57533      and     a0, a0, a5  
1054c: 00008067      ret
```

$$IR = \text{mem}[PC] = 0x00053503$$

Represents the machine language instruction
“ld a0, 0(a0)”





“The RISC-V Instruction Set Manual Volume I”, Version 20240411.

CPU Instruction Execution

CPU

System State




Instruction Execution: Initial State

```
#include <stdint.h>

uint64_t func(uint64_t *pa, uint64_t *pb)
{
    return *pa & *pb;
}
```

```
00000000000010540 <func>:
10540: 00053503      ld    a0,0(a0)
10544: 0005b783      ld    a5,0(a1)
10548: 00f57533      and   a0,a0,a5
1054c: 00008067      ret
```




Instruction Execution (1/3): Instruction Fetch

```
#include <stdint.h>
```

```
uint64_t func(uint64_t *pa, uint64_t *pb)  
{  
    return *pa & *pb;  
}
```

```
00000000000010540 <func>:
```

```
10540: 00053503      ld      a0,0(a0)  
10544: 0005b783      ld      a5,0(a1)  
10548: 00f57533      and     a0,a0,a5  
1054c: 00008067      ret
```




Instruction Execution (2/3): Instruction Execution

```
#include <stdint.h>

uint64_t func(uint64_t *pa, uint64_t *pb)
{
    return *pa & *pb;
}
```

```
00000000000010540 <func>:
10540: 00053503      ld    a0,0(a0)
10544: 0005b783      ld    a5,0(a1)
10548: 00f57533      and   a0,a0,a5
1054c: 00008067      ret
```




Instruction Execution (3/3): Update PC

```
#include <stdint.h>
```

```
uint64_t func(uint64_t *pa, uint64_t *pb)  
{  
    return *pa & *pb;  
}
```

```
00000000000010540 <func>:
```

```
10540: 00053503    ld    a0,0(a0)  
10544: 0005b783    ld    a5,0(a1)  
10548: 00f57533    and   a0,a0,a5  
1054c: 00008067    ret
```




Instruction Execution: Next Instruction Fetch

```
#include <stdint.h>

uint64_t func(uint64_t *pa, uint64_t *pb)
{
    return *pa & *pb;
}
```


```
00000000000010540 <func>:
10540:    00053503        ld     a0,0(a0)
10544:    0005b783        ld     a5,0(a1)
10548:    00f57533        and   a0,a0,a5
1054c:    00008067        ret
```



Overview: Instruction Execution

- **Program:** Sequence of instructions that **reads/modifies the system state**

System State



Inspecting System State with GDB

- GDB lets you step **instruction by instruction** and **monitor registers**

Register group: general

zero	0x0	0	ra	0x4000851716	0x4000851716	sp	0x4000800200	0x4000800200
gp	0x12810	0x12810	tp	0x4000986e80	0x4000986e80	t0	0xc157	49495
t1	0x400080e514	274886354196	t2	0x4000978110	274887835920	fp	0x4000800328	0x4000800328
s1	0x1	1	a0	0x12010	73744	a1	0x4000800328	274886296360
a2	0x4000800338	274886296376	a3	0x0	0	a4	0x4000800228	274886296104
a5	0x104c2	66754	a6	0x4000979dd8	274887843288	a7	0x4000800588	274886296968
s2	0x0	0	s3	0x11df0	73200	s4	0x104c2	66754
s5	0x4000800338	274886296376	s6	0x11df0	73200	s7	0x4000822cd0	274886438096
s8	0x4000823008	274886438920	s9	0x0	0	s10	0x0	0
s11	0x0	0	t3	0x4000823ab8	274886441656	t4	0x40008017f8	274886301688
t5	0xadafa0bcbdb6b3	48888275867121331	t6	0x24	36	pc	0x10538	0x10538 <main+8>

```
main.S
1 .data
2 hello_str:
3 .asciz "hello, world!"
4
5 .text
6 .globl main
7 main:
8 la a0, hello_str
9 mv s0, ra
10 call puts
11 mv ra, s0
12 li a0, 0x0
13 ret
```

remote Thread 1.1549685 (rags) In: main L9 PC: 0x10538

```
0x00000040008107fa in ?? (
1: x/i $pc
=> 0x40008107fa: mv a0, sp

Breakpoint 1, main () at main.S:8
1: x/i $pc
=> 0x10530 <main>: auiipc a0, 0x2
(gdb) stepi
1: x/i $pc
=> 0x10534 <main+4>: addi a0, a0, -1312
(gdb) stepi
1: x/i $pc
=> 0x10538 <main+8>: mv s0, ra
(gdb) |
```

Can see everything except IR (not visible to software)

Careful of pseudo-instructions

Commands for the Previous GDB Example

```
.data
hello_str:
    .asciz "hello, world!"

.text
.globl main
main:
    la a0, hello_str
    mv s0, ra
    call puts
    mv ra, s0
    li a0, 0x0
    ret
```

main.S

Terminal 1

```
mp2099@ilab1:~/cs211/experiment$ /common/users/shared/cs211_s25_5678/toolchain_glibc3/bin/riscv64-unknown-linux-gnu-gcc -Wl,-
rpath=/common/users/shared/cs211_s25_5678/toolchain_glibc3/sysroot/lib -Wl,--dynamic-
linker=/common/users/shared/cs211_s25_5678/toolchain_glibc3/sysroot/lib/ld-linux-riscv64-lp64.so.1 -g -march=rv64i -mabi=lp64 main.S -o
main
mp2099@ilab1:~/cs211/experiment$ /common/system/riscv64i/grun main
```

Terminal 2

```
mp2099@ilab1:~/cs211/experiment$ /common/system/riscv64i/gdb main
```


Agenda

- Executing a RISC-V Program
 - C to Machine Code
 - The Program Counter
- **Branch Instructions**
 - Conditional Branches
 - C and ASM Control Flow

Calculating the Next PC


- **So far:** next instruction was always **PC + 4**
 - Called “straight-line code” or “basic block”
- **Consider:** What if the next instruction is **somewhere else?**

Example: If/Else



Conditional Branch

Example: Function Call



**Unconditional Branch
= “Jump”**

Agenda

- Executing a RISC-V Program
 - C to Machine Code
 - The Program Counter
- Branch Instructions
 - **Conditional Branches**
 - C and ASM Control Flow

Conditional Branch Instructions

func.c

```
uint64_t func(uint64_t a)
{
    if(a == 0)
        return 34;
    else
        return 86;
}
```

a == 0

a != 0

beq = branch "if equal"

func.S

```
func:
    beq a0, x0, ret_34
    li a0, 86
    ret
ret_34:
    li a0, 34
    ret
```

if(a0 == x0) PC += 4

else PC += 12

b<cond>

comparison
(==, !=, <, <=, >, >=)

xN,

destination
register

<PC offset>

where to go if
branch is taken

Example: pseudo-op bnez

```
uint64_t func(uint64_t a)
{
    if(a == 0)
        return 34;
    else
        return 86;
}
```

```
// bnez pseudocode
if(!a0)
    PC += 0xc;
else
    PC += 0x4;
```

```
mp2099@ilab1: ~/cs211/experi x + v - □ ×
mp2099@ilab1:~/cs211/experiment/makefile-projects$ /co
mmon/users/shared/cs211_s25_5678/toolchain_glibc3/bin/
riscv64-unknown-linux-gnu-objdump --section=.text -D b
uild/branch2.c.o

build/branch2.c.o:      file format elf64-littleriscv

                                     bnez a0, 0xc
Disassembly of section .text:
                                     branch      branch
                                     instruction  target
0000000000000000 <func>:
0:      00051663      bnez      a0,c <.L3>
4:      02200513      li        a0,34
8:      00008067      ret

000000000000000c <.L3>:
c:      05600513      li        a0,86
10:     00008067      ret
mp2099@ilab1:~/cs211/experiment/makefile-projects$
```

Conditional Branch Instructions



beq	branch if =	B	beq a0, a1, 2b	if (a0 == a1) goto 2b	
bne	branch if ≠	B	bne a0, a1, 2f	if (a0 != a1) goto 2f	
blt	branch if <	B	blt a0, a1, 2b	if (a0 < a1) goto 2b	
ble	branch if ≤	*	ble a0, a1, 2f	bge a1, a0, 2f	<i>pseudo</i>
bgt	branch if >	*	bgt a0, a1, 2b	blt a1, a0, 2b	<i>pseudo</i>
bge	branch if ≥	B	bge a0, a1, 2f	if (a0 >= a1) goto 2f	
bltu	branch if < (u)	B	bltu a0, a1, 2b	if (a0 < a1) goto 2b	unsigned
bleu	branch if ≤ (u)	*	bleu a0, a1, 2f	bgeu a1, a0, 2f	unsigned, <i>pseudo</i>
bgtu	branch if > (u)	*	bgtu a0, a1, 2b	bltu a1, a0, 2b	unsigned, <i>pseudo</i>
bgeu	branch if ≥ (u)	B	bgeu a0, a1, 2f	if (a0 >= a1) goto 2f	unsigned
beqz	branch if = 0	*	beqz a0, 2b	if (a0 == 0) goto 2b	<i>pseudo</i>
bnez	branch if ≠ 0	*	bnez a0, 2f	if (a0 != 0) goto 2f	<i>pseudo</i>
bltz	branch if < 0	*	bltz a0, 2b	if (a0 < 0) goto 2b	<i>pseudo</i>
blez	branch if ≤ 0	*	blez a0, 2f	if (a0 <= 0) goto 2f	<i>pseudo</i>
bgtz	branch if > 0	*	bgtz a0, 2b	if (a0 > 0) goto 2b	<i>pseudo</i>
bgez	branch if ≥ 0	*	bgez a0, 2f	if (a0 >= 0) goto 2f	<i>pseudo</i>


PC-Relative Addressing

$b\langle\text{cond}\rangle\ xN, \langle\text{PC offset}\rangle$



where to go if branch is taken

- Branch target is **relative** to the current PC
 - If branch NOT taken: $\text{PC} = \text{PC} + 4$
 - If branch taken: $\text{PC} = \text{PC} + \text{sext}(\text{offset}[11:0] \ll 1)$
- **Limitation:** the branch target must be within ± 4 KiB of the branch's PC



Specifying Branch Targets in Assembly

- We rarely calculate PC offsets by hand: in assembly, we use **labels**

func.c

```
void func(void)
{
    while(1) {}
}
```

func.S

```
func:
    beqz x0, func
```

func.o

```
0: 00000063
```

func.c

```
uint64_t func(uint64_t a)
{
    if(a == 0)
        return 34;
    else
        return 86;
}
```

func.S

```
func:
    bnez a0, .label
    li a0, 34
    ret

.label:
    li a0, 86
    ret
```

func.o

```
0: 00051663
4: 02200513
8: 00008067
c: 05600513
10: 00008067
```

Labels in C and Assembly

- C and assembly both support **labels** in (nearly) the same way


func.c

```
uint64_t func(uint64_t a)
{
    if(a == 0)
        return 34;
    else
        return 86;
}
```

func_goto.c

```
uint64_t func(uint64_t a)
{
    if(a == 0)
        goto btarget;
    return 34;
}

btarget:
    return 86;
}
```



func.S

```
func:
    beqz a0, .btarget
    li a0, 86
    ret

.btarget:
    li a0, 34
    ret
```

goto is unpopular in C
(but it exists)

branch instructions
are essentially **if+goto**

Agenda

- Executing a RISC-V Program
 - C to Machine Code
 - The Program Counter
- Branch Instructions
 - Conditional Branches
 - **C and ASM Control Flow**

Program Control Flow (C vs. Assembly)

- C has many control flow statements
 - **Conditionals:** if, else, ternary operator
 - **Loops:** while, for, do-while
 - **Switch/case statements**
 - **Break/continue/goto**
- Assembly has only **branches**
 - Essentially **if + goto**

C-Style Code

```
uint64_t func(uint64_t a)
{
    if(a == 0)
        return 34;
    else
        return 86;
}
```

Translation

ASM-Style Pseudo-C

```
uint64_t func(uint64_t a)
{
    if(a == 0)
        goto label;
    return 86;
label:
    return 34;
}
```

Translating C to Assembly

• General algorithm:

1. Convert all control flow statements to **if + goto**
2. Map all C objects to registers (i.e., *register allocation*)
3. Translate to assembly line-by-line

C Object	Register
uint64_t a	a0
Return value	a0

C-Style Code

```
uint64_t func(uint64_t a)
{
    if(a == 0)
        return 34;
    else
        return 86;
}
```

ASM-Style Pseudo-C

```
uint64_t func(uint64_t a)
{
    if(a == 0)
        goto label;
    return 86;

label:
    return 34;
}
```

ASM

```
func:
    beqz a0, .label
    li a0, 86
    ret

.label:
    li a0, 34
    ret
```


Generalizing If... else...

- Can define as many labels as needed

C-Style Code

```
uint64_t func(uint64_t a)
{
    if(a == 0)
        puts("a == 0");
    else if(a < 0)
        puts("a < 0");
    else
        puts("a > 0");
    return 42;
}
```

ASM-Style Pseudo-C

```
uint64_t func(uint64_t a)
{
    if(a == 0)
        goto func_eqz;
    if(a < 0)
        goto func_ltz;
    puts("a != 0");
    goto common;

func_eqz:
    puts("a == 0");
    goto common;

func_ltz:
    puts("a < 0");

common:
    return 42;
}
```

Implementing Loops: do {...} while(...)

- Loops are also implemented with **branches and labels**

C-Style Code

```
void func(uint64_t *i)
{
    do
    {
        (*i)++;
    } while(*i < 10);
}
```

ASM-Style Pseudo-C

```
void func(uint64_t *i)
{
loop:
    (*i)++;
    if(*i < 10)
        goto loop;
}
```

Implementing Loops: while(...)

- While loops typically require an extra label

C-Style Code

```
void func(uint64_t *i)
{
    while(*i < 10)
    {
        (*i)++;
    }
}
```

ASM-Style Pseudo-C

```
void func(uint64_t *i)
{
loop:
    if(*i >= 10)
        goto done;
    (*i)++;
    goto loop;

done:
    return;
}
```

Implementing Loops: for(...)

- Just turn **for** into **while**

C-Style Code

```
void func(uint64_t i)
{
    for(uint64_t i = 0; i < 10; i++)
    {
        ...
    }
}
```

ASM-Style Pseudo-C

```
void func(void)
{
    uint64_t i;

loop:
    if(i >= 10)
        goto done;
    i++;
    goto loop;

done:
    return;
}
```

Conditionals Without Branches

- Compare two numbers: “**set less than**”

`slt(u) rd, rs0, rs1`

`slti(u) rd, rs0, imm`

`rd = rs1 < rs2 ? 1 : 0;`

Pseudocode

`rd = rs1 < imm ? 1 : 0;`

- Enables **avoiding branches** (among other uses)

C Code

```
void func(void)
{
    if(a0 < a1)
        a2++;
    ...
}
```

ASM

```
func:
    slt t0, a0, a1
    addi a2, a2, t0
    ...
```

RV64i So Far

Instructions

Arithmetic

```
add(i) rd, rs1, rs2/imm  
sub(i) rd, rs1, rs2/imm  
and(i) rd, rs1, rs2/imm  
or(i) rd, rs1, rs2/imm  
xor(i) rd, rs1, rs2/imm  
sll(i) rd, rs1, rs2/imm  
srl(i) rd, rs1, rs2/imm  
sra(i) rd, rs1, rs2/imm
```

Comparison

```
slt(u)(i) rd, rs1, rs1/imm
```

Loads/Stores

```
l{b/h/w/d} rd, offset(rs)  
lu{b/h/w/d} rd, offset(rs)  
s{b/h/w/d} rd, offset(rs)
```

Branches

```
beq rs1, rs2, <label>  
bne rs1, rs2, <label>  
blt(u) rs1, rs2, <label>  
bge(u) rs1, rs2, <label>
```

Pseudo-Instructions

Constants/Initialization

```
.asciz <C-style string>  
mv rd, rs1  
li rd, imm  
la rd, <label>
```

Branches

```
ble(u) rd, <label>  
bgt(u) rd, <label>  
b{cond}z rd, <label>
```

CS 211: Intro to Computer Architecture

10.1: RISC-V Assembly: Control Flow

Minesh Patel

Spring 2025 – Tuesday 1 April